terac

Hardware Engineers: RTL Implementation and Evaluation Workflows

Listed by employer · Checked

Posted within 60 days ·

  • remote
  • Contract
  • Participant Recruitment
  • United States
Work arrangement
remote
Employment
Contract
Stated compensation
Not specified
Stated sponsorship
Not stated
Apply on company website ↗
01 / A QUICK CHECK BEFORE YOU APPLY

Does the location policy fit?

Choose where you would work from. We’ll compare it with the posting’s stated requirements.

Choose the country you will work from. You can change this anytime.

Country and sponsorship changes take effect when you click Check eligibility.

Choose a country to check geographic compatibility. The source requirements are available below.

Source: ashbyChecked Original posting ↗

Requirements

2 with evidence7 unclear or unstated
Remote policy
remote
“Provider workplace type: remote”
From employer posting metadata
Geographic scope
US
“Provider location: United States”
From employer posting metadata
Employment type
Contract
8 fields not stated in this posting
Employer sponsorship
Not specified
Degree requirement
Not specified
Security clearance
Not mentioned
Timezone / hours
Not specified
Citizenship requirement
Not mentioned
Minimum experience (years)
Not specified
Work authorization
Not specified
Compensation
Not specified

These details were not stated in the tracked posting. Confirm with the employer.

READ IT IN THE EMPLOYER’S OWN WORDS

Original job description

Reading view uses normalized posting text so exact evidence excerpts can be highlighted.

What We're Researching We're running a paid study on modern hardware description workflows and RTL implementation. Our goal is to understand how engineers approach automated evaluation and design verification in complex systems. This research feeds directly into improving tooling and methodologies for hardware development. How It Works
Read full descriptionShow less description
You will participate in a remote interview to walk us through your typical hardware design process. We will ask you to review specific RTL implementation scenarios and discuss your approach to automated evaluation. You will share your screen to demonstrate how you handle hardware description workflows in practice. The session concludes with a discussion on the challenges you face with current verification tools. Who This Is For We are looking for experienced hardware engineers who specialize in RTL design and implementation. We welcome ASIC designers, FPGA engineers, hardware verification specialists, and system-on-chip (SoC) architects. You should have hands-on experience with hardware description languages and automated evaluation frameworks. What You'll Do Walk us through your approach to RTL implementation and hardware description Review and react to specific automated evaluation scenarios Describe a recent time you tackled a complex hardware verification challenge Provide feedback on current workflows and tooling gaps Who Should Apply Professional experience in hardware engineering or RTL design Hands-on background with hardware description languages (Verilog, VHDL, or SystemVerilog) Familiarity with automated evaluation and verification workflows Comfortable discussing technical design choices in a remote interview Compensation $147 per hour  Ready to participate? Start your paid interview now  About Terac Terac is building the world's largest pool of vetted human experts for AI. Researchers, AI labs, and product teams use Terac to recruit, screen, and pay study participants across industries, languages, and skill sets.  Learn more at terac.com or on YouTube at @jointerac.
Original formatting and links

What We're Researching

We're running a paid study on modern hardware description workflows and RTL implementation. Our goal is to understand how engineers approach automated evaluation and design verification in complex systems. This research feeds directly into improving tooling and methodologies for hardware development.

How It Works

You will participate in a remote interview to walk us through your typical hardware design process. We will ask you to review specific RTL implementation scenarios and discuss your approach to automated evaluation. You will share your screen to demonstrate how you handle hardware description workflows in practice. The session concludes with a discussion on the challenges you face with current verification tools.

Who This Is For

We are looking for experienced hardware engineers who specialize in RTL design and implementation. We welcome ASIC designers, FPGA engineers, hardware verification specialists, and system-on-chip (SoC) architects. You should have hands-on experience with hardware description languages and automated evaluation frameworks.

What You'll Do

  • Walk us through your approach to RTL implementation and hardware description

  • Review and react to specific automated evaluation scenarios

  • Describe a recent time you tackled a complex hardware verification challenge

  • Provide feedback on current workflows and tooling gaps

Who Should Apply

  • Professional experience in hardware engineering or RTL design

  • Hands-on background with hardware description languages (Verilog, VHDL, or SystemVerilog)

  • Familiarity with automated evaluation and verification workflows

  • Comfortable discussing technical design choices in a remote interview

Compensation

$147 per hour

 

Ready to participate?

Start your paid interview now

 

About Terac

Terac is building the world's largest pool of vetted human experts for AI. Researchers, AI labs, and product teams use Terac to recruit, screen, and pay study participants across industries, languages, and skill sets.

 

Learn more at terac.com or on YouTube at @jointerac.

Similar roles

All terac jobs →

Matched by role category. Review each posting’s requirements before applying.

THE JOB ELIGIBILITY CHECKER

Check a job