epianeuro

ASIC Design Engineer

Listed by employer · Checked

Older posting · still listed ·

  • onsite
  • FullTime
  • ASIC
  • Alameda HQ
Work arrangement
onsite
Employment
FullTime
Stated compensation
USD 100,000–140,000 1 YEAR
Apply on company website ↗
01 / A QUICK CHECK BEFORE YOU APPLY

Does the location policy fit?

Choose where you would work from. We’ll compare it with the posting’s stated requirements.

Choose the country you will work from. You can change this anytime.

Country and sponsorship changes take effect when you click Check eligibility.

Choose a country to check geographic compatibility. The source requirements are available below.

Source: ashbyChecked Original posting ↗
This is an older posting.

The employer’s posting date is more than 60 days ago. It remained listed at our last successful check; it may be a long-running or evergreen opening. Confirm availability on the original posting before applying.

Browse jobs posted in the past 60 days →

Requirements

1 with evidence8 unclear or unstated
Remote policy
onsite
“Provider workplace type: onsite”
From employer posting metadata
Employment type
FullTime
Compensation
USD 100,000–140,000 1 YEAR
8 fields not stated in this posting
Employer sponsorship
Not specified
Geographic scope
Not specified
Degree requirement
Not specified
Security clearance
Not mentioned
Timezone / hours
Not specified
Citizenship requirement
Not mentioned
Minimum experience (years)
Not specified
Work authorization
Not specified

These details were not stated in the tracked posting. Confirm with the employer.

READ IT IN THE EMPLOYER’S OWN WORDS

Original job description

Reading view uses normalized posting text so exact evidence excerpts can be highlighted.

About Us Epia Neuro is a neural technology company developing intent-driven systems designed to restore function and independence for people living with neurological conditions. Its platform integrates implantable neural interfaces, adaptive algorithms, and assistive devices to translate neural intent into real-world action. The company’s initial focus is stroke-related motor impairment, with expansion in cognitive decline and other neurological disorders, focusing on long-term solutions for the growing aging population. The Role
Read full descriptionShow less description
We’re looking for an ASIC Design Engineer who wants to be involved in all aspects of design cycle: documentation, design, pre-silicon verification, and post-silicon validation. The team is small in a startup environment, so the role is dynamic and all efforts will have visible impact. You'll work alongside senior engineers across all disciplines of ASIC design and have ownership from day one. Ideal candidate is inquisitive and a creative problem solver, who likes to tinker with whatever resources available. Location This role is expected to work on site from our Alameda Headquarters 5 days a week. What You’ll Do Document and implement module designs Simulate module functions and support pre-silicon verification Build/develop test HW/SW to validate chips Validate and characterize chips across configurations Document test plans and test reports Root-cause issues beyond surface-level symptoms Qualifications Bachelor's degree in Electrical Engineering/Computer Science, plus relevant industry experience in ASIC design — or a Master's/PhD with hands-on ASIC design experience through university lab or project work Strong written and verbal communication skills — you'll need to document your work clearly and communicate project status, good or bad Comfortable working independently in a Linux/Linux-like environment, working with open-source projects Experience with: Analog circuit design Digital (RTL) design Programming Testing/debugging designs or systems Preferred experiences High-precision, low-noise, low-power circuit design (e.g., bandgap reference, high-speed IO, PLL, ADC) Design/work with industry-standard interfaces, such as SPI and I2C Test automation Experience with the Cadence tool suite Design or research related to medical devices (e.g., neuroscience, biomedical instrumentation) A track record of tinkering — work-related and/or personal projects (e.g., Raspberry Pi builds) to solve everyday problems Managing design tools or vendor-supplied libraries (e.g., PDKs) in the university lab or industry setting How We Work We are intentional. We prioritize and are thoughtful about how we use others’ time. We care for others. We prioritize safety both for patients and one another. We own outcomes, not just tasks. Our work demands the highest standards because it impacts real patients and real lives. Humility is a strength. We are honest about what we know and what we don’t know. Getting it right matters more than being right. Benefits Full-time employees are eligible for the following benefits listed below. Competitive base salary with equity 100% of healthcare coverage for you and your dependents Generous vacation policy Paid parental leave Work from our beautiful waterfront office in Alameda, CA, with access to collaborative spaces and labs.
Original formatting and links

About Us

Epia Neuro is a neural technology company developing intent-driven systems designed to restore function and independence for people living with neurological conditions. Its platform integrates implantable neural interfaces, adaptive algorithms, and assistive devices to translate neural intent into real-world action. The company’s initial focus is stroke-related motor impairment, with expansion in cognitive decline and other neurological disorders, focusing on long-term solutions for the growing aging population.


The Role

We’re looking for an ASIC Design Engineer who wants to be involved in all aspects of design cycle: documentation, design, pre-silicon verification, and post-silicon validation.

The team is small in a startup environment, so the role is dynamic and all efforts will have visible impact. You'll work alongside senior engineers across all disciplines of ASIC design and have ownership from day one. Ideal candidate is inquisitive and a creative problem solver, who likes to tinker with whatever resources available.

Location

This role is expected to work on site from our Alameda Headquarters 5 days a week.


What You’ll Do

  • Document and implement module designs

  • Simulate module functions and support pre-silicon verification

  • Build/develop test HW/SW to validate chips

  • Validate and characterize chips across configurations

  • Document test plans and test reports

  • Root-cause issues beyond surface-level symptoms


Qualifications

  • Bachelor's degree in Electrical Engineering/Computer Science, plus relevant industry experience in ASIC design — or a Master's/PhD with hands-on ASIC design experience through university lab or project work

  • Strong written and verbal communication skills — you'll need to document your work clearly and communicate project status, good or bad

  • Comfortable working independently in a Linux/Linux-like environment, working with open-source projects

  • Experience with:

    • Analog circuit design

    • Digital (RTL) design

    • Programming

    • Testing/debugging designs or systems


Preferred experiences

  • High-precision, low-noise, low-power circuit design (e.g., bandgap reference, high-speed IO, PLL, ADC)

  • Design/work with industry-standard interfaces, such as SPI and I2C

  • Test automation

  • Experience with the Cadence tool suite

  • Design or research related to medical devices (e.g., neuroscience, biomedical instrumentation)

  • A track record of tinkering — work-related and/or personal projects (e.g., Raspberry Pi builds) to solve everyday problems

  • Managing design tools or vendor-supplied libraries (e.g., PDKs) in the university lab or industry setting

How We Work

  • We are intentional. We prioritize and are thoughtful about how we use others’ time.

  • We care for others. We prioritize safety both for patients and one another.

  • We own outcomes, not just tasks. Our work demands the highest standards because it impacts real patients and real lives.

  • Humility is a strength. We are honest about what we know and what we don’t know. Getting it right matters more than being right.

Benefits

Full-time employees are eligible for the following benefits listed below.

  • Competitive base salary with equity

  • 100% of healthcare coverage for you and your dependents

  • Generous vacation policy

  • Paid parental leave

  • Work from our beautiful waterfront office in Alameda, CA, with access to collaborative spaces and labs.

Matched by role category. Review each posting’s requirements before applying.

THE JOB ELIGIBILITY CHECKER

Check a job