arago

Senior Verification Engineer

Listed by employer · Checked

Posted within 60 days ·

  • onsite
  • FullTime
  • Digital IC
  • Paris Offices
  • Tel Aviv Offices
Work arrangement
onsite
Employment
FullTime
Stated compensation
Not specified
Apply on company website ↗
01 / A QUICK CHECK BEFORE YOU APPLY

Does the location policy fit?

Choose where you would work from. We’ll compare it with the posting’s stated requirements.

Choose the country you will work from. You can change this anytime.

Country and sponsorship changes take effect when you click Check eligibility.

Applying from Sri Lanka

Not enough information in this posting — confirm with the employer

Checked for applicants in Sri Lanka; employer sponsorship is not needed. Based on the source posting · not a hiring or work-authorization guarantee.

The posting does not specify whether applicants from your country are accepted.

Why this result?

3 still unclear

  • The posting does not specify whether applicants from your country are accepted.
  • Office attendance is required. Relocation and work permission have not been assessed.
  • Visa sponsorship is not specified.
Source: ashbyChecked Original posting ↗

Requirements

1 with evidence8 unclear or unstated
Remote policy
onsite
“Provider workplace type: onsite”
From employer posting metadata
Employment type
FullTime
9 fields not stated in this posting
Employer sponsorship
Not specified
Geographic scope
Not specified
Degree requirement
Not specified
Security clearance
Not mentioned
Timezone / hours
Not specified
Citizenship requirement
Not mentioned
Minimum experience (years)
Not specified
Work authorization
Not specified
Compensation
Not specified

These details were not stated in the tracked posting. Confirm with the employer.

READ IT IN THE EMPLOYER’S OWN WORDS

Original job description

Reading view uses normalized posting text so exact evidence excerpts can be highlighted.

Meet Arago and the Aragonians Arago’s mission is to re-engineer the foundations of computing from first principles. The explosive growth of AI is pushing the industry to rethink how processors are built. Arago is meeting that challenge with a proprietary technology that fuses optical and CMOS technologies to deliver an order-of-magnitude increase in performance.
Read full descriptionShow less description
Arago is the fastest, and currently the only, company to have built such a processor. It's backed by leading deep-tech investors and some of the most respected figures in semiconductors and computing, including the CEO of Arm, the founder of macOS who worked directly with Steve Jobs at Apple, an Nvidia Fellow, the Head of Optics at Google, and many other industry leaders. Our work is guided by three clear values: do great things, move with high velocity, and operate as one unit. We work in a demanding environment where constant learning, ownership, and execution are expected, and where exceptional people have the opportunity to do their life’s work.  What you’ll do As Senior Mixed-Signal Verification Engineer you will own the methodology, planning, and execution of mixed-signal verification for digital-to-analog interfaces on Arago's Systems-on-Chip, working across analog, RTL, architecture, and firmware teams to ensure correct integration and drive verification to sign-off. Required Skills and Experience Strong hands-on experience in ASIC or SoC verification. Experience verifying mixed-signal blocks or digital-to-analog and analog-to-digital interfaces. Strong SystemVerilog skills and practical experience with UVM or an equivalent verification methodology. Experience building verification environments and developing tests, assertions, scoreboards, and functional coverage. Good understanding of both digital design fundamentals and basic analog/mixed-signal concepts. Strong debugging skills, including the ability to investigate issues spanning RTL, models, clocks, resets, configuration, and analog behavior. Experience with scripting and automation, preferably Python, Tcl, shell, or similar. Language: English at a proficient level. Responsibilities Own the mixed-signal verification methodology and verification plan for digital-to-analog interfaces on Arago SoCs. Build and maintain verification environments at block, subsystem, and SoC level. Develop tests, assertions, checkers, scoreboards, and functional coverage. Verify digital control and configuration of analog/mixed-signal circuitry across normal operation, corner cases, and error conditions. Run regressions, analyze coverage, debug failures, and drive verification to sign-off. Develop or integrate behavioral and real-number models needed for efficient mixed-signal simulation. Work closely with analog, RTL, architecture, firmware, and SoC verification teams to identify and resolve interface issues. Nice to have Verification experience with complex high-speed interface IP such as PCIe, DDR/LPDDR, UCIe, SerDes, USB, CXL, or similar PHY-based interfaces. Experience verifying interface initialization, link training, calibration, adaptation, clocking, power-state transitions, or other digital/analog control loops. Experience with real-number modeling, SystemVerilog RNM, wreal, Verilog-AMS, or equivalent mixed-signal verification techniques. Experience developing or integrating behavioral models of analog/PHY components into digital verification environments. Experience with SoC-level integration and verification of complex interface IP. Experience with low-power verification, power-state management, or UPF. Experience driving a complex IP or SoC verification effort through coverage closure and tape-out. Pay and benefits Competitive cash compensation, with final package based on location, experience, and the pay of team members in similar positions. Meaningful stock option plan offered (included in the majority of full time offers). Healthcare coverage (including family-friendly options), pension contributions, professional development support, and 25 days of PTO, in addition to public holidays. Ownership of a key technical domain, with significant vertical and/or horizontal growth opportunities, based on performance and individual drive. We look forward to hearing how you can help shape the future of AI at Arago.
Original formatting and links

Meet Arago and the Aragonians

Arago’s mission is to re-engineer the foundations of computing from first principles.

The explosive growth of AI is pushing the industry to rethink how processors are built. Arago is meeting that challenge with a proprietary technology that fuses optical and CMOS technologies to deliver an order-of-magnitude increase in performance.

Arago is the fastest, and currently the only, company to have built such a processor. It's backed by leading deep-tech investors and some of the most respected figures in semiconductors and computing, including the CEO of Arm, the founder of macOS who worked directly with Steve Jobs at Apple, an Nvidia Fellow, the Head of Optics at Google, and many other industry leaders.

Our work is guided by three clear values: do great things, move with high velocity, and operate as one unit. We work in a demanding environment where constant learning, ownership, and execution are expected, and where exceptional people have the opportunity to do their life’s work.

 

What you’ll do

As Senior Mixed-Signal Verification Engineer you will own the methodology, planning, and execution of mixed-signal verification for digital-to-analog interfaces on Arago's Systems-on-Chip, working across analog, RTL, architecture, and firmware teams to ensure correct integration and drive verification to sign-off.

Required Skills and Experience

  • Strong hands-on experience in ASIC or SoC verification.

  • Experience verifying mixed-signal blocks or digital-to-analog and analog-to-digital interfaces.

  • Strong SystemVerilog skills and practical experience with UVM or an equivalent verification methodology.

  • Experience building verification environments and developing tests, assertions, scoreboards, and functional coverage.

  • Good understanding of both digital design fundamentals and basic analog/mixed-signal concepts.

  • Strong debugging skills, including the ability to investigate issues spanning RTL, models, clocks, resets, configuration, and analog behavior.

  • Experience with scripting and automation, preferably Python, Tcl, shell, or similar.

  • Language: English at a proficient level.

Responsibilities

  • Own the mixed-signal verification methodology and verification plan for digital-to-analog interfaces on Arago SoCs.

  • Build and maintain verification environments at block, subsystem, and SoC level.

  • Develop tests, assertions, checkers, scoreboards, and functional coverage.

  • Verify digital control and configuration of analog/mixed-signal circuitry across normal operation, corner cases, and error conditions.

  • Run regressions, analyze coverage, debug failures, and drive verification to sign-off.

  • Develop or integrate behavioral and real-number models needed for efficient mixed-signal simulation.

  • Work closely with analog, RTL, architecture, firmware, and SoC verification teams to identify and resolve interface issues.

Nice to have

  • Verification experience with complex high-speed interface IP such as PCIe, DDR/LPDDR, UCIe, SerDes, USB, CXL, or similar PHY-based interfaces.

  • Experience verifying interface initialization, link training, calibration, adaptation, clocking, power-state transitions, or other digital/analog control loops.

  • Experience with real-number modeling, SystemVerilog RNM, wreal, Verilog-AMS, or equivalent mixed-signal verification techniques.

  • Experience developing or integrating behavioral models of analog/PHY components into digital verification environments.

  • Experience with SoC-level integration and verification of complex interface IP.

  • Experience with low-power verification, power-state management, or UPF.

  • Experience driving a complex IP or SoC verification effort through coverage closure and tape-out.

Pay and benefits

  • Competitive cash compensation, with final package based on location, experience, and the pay of team members in similar positions.

  • Meaningful stock option plan offered (included in the majority of full time offers).

  • Healthcare coverage (including family-friendly options), pension contributions, professional development support, and 25 days of PTO, in addition to public holidays.

  • Ownership of a key technical domain, with significant vertical and/or horizontal growth opportunities, based on performance and individual drive.

We look forward to hearing how you can help shape the future of AI at Arago.

Similar roles

All arago jobs →

Matched by role category. Review each posting’s requirements before applying.

Explore stated remote geography

These collections reflect applicant location statements, not authorization or citizenship.

THE JOB ELIGIBILITY CHECKER

Check a job